Welcome Guest! To enable all features please Login or Register.

Notification

Icon
Error

Login


Options
View
Go to last post Go to first unread
NicMac  
#1 Posted : Saturday, January 29, 2011 1:25:57 PM(UTC)
NicMac

Rank: Advanced Member

Groups: Member
Joined: 2/10/2009(UTC)
Posts: 299
Location: Italy

What do they mean? That thermal coupling between these pairs might reduce drift (or make them drift together)?
There is a similar thick line between QN2/3 on Ventus. Same story?
Just curios,
Nic
avr300  
#2 Posted : Saturday, January 29, 2011 1:54:55 PM(UTC)
avr300

Rank: Member

Groups: Member
Joined: 6/17/2008(UTC)
Posts: 921
Denmark

Thanks: 1 times
Was thanked: 70 time(s) in 69 post(s)
Nic, do you mean lines like these (taken from Legato 1 silk screen)?

If so, they are just the flat side of the housing.

Edited by user Saturday, January 29, 2011 1:55:48 PM(UTC)  | Reason: Not specified

avr300 attached the following image(s):
cut.JPG (26kb) downloaded 101 time(s).

You cannot view/download attachments. Try to login or register.
NicMac  
#3 Posted : Saturday, January 29, 2011 1:59:25 PM(UTC)
NicMac

Rank: Advanced Member

Groups: Member
Joined: 2/10/2009(UTC)
Posts: 299
Location: Italy

Yes - but on the Legato 2 board. They cannot indicate where to cut a trace as they are un top of, and parallel with, a traceThink
avr300  
#4 Posted : Saturday, January 29, 2011 2:06:38 PM(UTC)
avr300

Rank: Member

Groups: Member
Joined: 6/17/2008(UTC)
Posts: 921
Denmark

Thanks: 1 times
Was thanked: 70 time(s) in 69 post(s)
No no, they doesn't indicate any cut.

They are simply indicating two flat sides (of two fet's or transistors), arranged in parallel. It's just the flat side of the fet. The lines should have been connected to the arches, to represent a TO92 case seen from the top. Do you see it ?

Edited by user Saturday, January 29, 2011 2:07:22 PM(UTC)  | Reason: Not specified

NicMac  
#5 Posted : Saturday, January 29, 2011 2:27:35 PM(UTC)
NicMac

Rank: Advanced Member

Groups: Member
Joined: 2/10/2009(UTC)
Posts: 299
Location: Italy

You are right and I see it. The TPA silkscreens are very self-explanatory to avoid mistakes (just like the component labeling).
The parallel lines occur (and are visually striking) when the transistors are "face-to-face".
I have seen that sometimes transistors/fets are thermally coupled to make the "co-drift" and as I think a reduced drift was a major reason for the re-layout of the Ventus.
However, probably just a graphical thing as you point out.
Thanks,
Nic

Edited by user Saturday, January 29, 2011 2:54:53 PM(UTC)  | Reason: Not specified

Russ White  
#6 Posted : Saturday, January 29, 2011 9:48:12 PM(UTC)
Russ White

Rank: Administration

Groups: Administration, Customer
Joined: 10/24/2006(UTC)
Posts: 3,979
Location: Nashville, TN

Thanks: 25 times
Was thanked: 89 time(s) in 83 post(s)
I intentionally put those transistors face to face so that they could be glued or bound together with heat shrink tubing for thermal coupling. This reduces offset that might otherwise occur with changes in temperature.

I generally use a dab of thick orderless CA or 5 minute epoxy on one face and bond the transistors prior to soldering them in.

In practice, it is not at all necessary, just one more thing you can do if you like.

Edited by user Saturday, January 29, 2011 9:54:32 PM(UTC)  | Reason: Not specified

Rss Feed  Atom Feed
Users browsing this topic
GuestUser (3)
Forum Jump  
You cannot post new topics in this forum.
You cannot reply to topics in this forum.
You cannot delete your posts in this forum.
You cannot edit your posts in this forum.
You cannot create polls in this forum.
You cannot vote in polls in this forum.