Welcome Guest! To enable all features please Login or Register.

Notification

Icon
Error

Login


Options
View
Go to last post Go to first unread
Jordo  
#1 Posted : Sunday, January 16, 2022 5:14:03 PM(UTC)
Jordo

Rank: Member

Groups: Member
Joined: 12/7/2011(UTC)
Posts: 467
Location: Amsterdam

Thanks: 31 times
Was thanked: 4 time(s) in 3 post(s)
Hi all,

I'm looking for some extra explanation about the 4 Bit DPLL Bandwidth dip switch settings.
The BIIISE has a nice description in the integration guide but that concerns a 3 bit setting.

I have found the Github description which says:

4bit DPLL Bandwidth (switch 5 is the low bit)
on = 0 off = 1 - 0b0000=default 0b0001=lowest 0b1111=highest

Standard SW2 Dip sw 5-8 are ON = default.
I interpreted the following:
If switch 5 is the low bit than the setting 5= OFF, 6 = ON, 7 = ON, 8= ON will set the lowest value.
Set all to OFF you will set the highest value.

But how does it work with all the settings in between?
Does someone has a matrix or logic for that?

Many thanks!

PS: the reason I have to play with this is that I bought an LG TV which I've connected via Toslink --> I2s.
Due to some coincidence the LG and ESS make an unfortunate combination. Playing with the DPLL settings would provide the solution: see here
Rss Feed  Atom Feed
Users browsing this topic
Forum Jump  
You cannot post new topics in this forum.
You cannot reply to topics in this forum.
You cannot delete your posts in this forum.
You cannot edit your posts in this forum.
You cannot create polls in this forum.
You cannot vote in polls in this forum.