Welcome Guest! To enable all features please Login or Register.

Notification

Icon
Error

Login


Options
View
Go to last post Go to first unread
sachsm  
#1 Posted : Thursday, March 29, 2012 8:30:55 AM(UTC)
sachsm

Rank: Member

Groups: Member
Joined: 3/9/2012(UTC)
Posts: 12

Here is a scope shot of the noise that I am seeing on the LRCLK signal. It appears to be close to 80ns
or 12Mhz which is the 8804 clock. Is this normal? Is there a way to clean it up a bit?

sachsm attached the following image(s):
Noise.PNG (150kb) downloaded 57 time(s).

You cannot view/download attachments. Try to login or register.
Russ White  
#2 Posted : Thursday, March 29, 2012 10:44:23 AM(UTC)
Russ White

Rank: Administration

Groups: Administration, Customer
Joined: 10/24/2006(UTC)
Posts: 3,979
Location: Nashville, TN

Thanks: 25 times
Was thanked: 89 time(s) in 83 post(s)
I doubt it will cause any harm. I will see if I see the same thing.
sachsm  
#3 Posted : Monday, April 2, 2012 6:56:44 AM(UTC)
sachsm

Rank: Member

Groups: Member
Joined: 3/9/2012(UTC)
Posts: 12

Did you get a chance to see what it looks like on your end? I am running my I2S lines to TTL inputs that have a Vil=.8V max,
these signal artifacts are greatly reducing my noise margin.
Brian Donegan  
#4 Posted : Monday, April 2, 2012 7:14:19 AM(UTC)
Brian Donegan

Rank: Administration

Groups: Administration, Customer
Joined: 10/24/2006(UTC)
Posts: 2,868
Location: Massachusetts, USA

Thanks: 2 times
Was thanked: 141 time(s) in 134 post(s)
Can you post a picture of your module layout? It seems like this would be related to contamination from wire routing.
sachsm  
#5 Posted : Monday, April 2, 2012 12:09:01 PM(UTC)
sachsm

Rank: Member

Groups: Member
Joined: 3/9/2012(UTC)
Posts: 12

Yes, I think it is some sort of contamination from the coupling between devices.
I have ~.5" of wire on the 3 I2S signals and 2" ground wire running between the SPDIF and the NI 7811R PXI device.
The 7811R is a programmable FPGA device with TTL compatible inputs on SCSI-5 connectors.
My goals is to use the FPGA to decode the I2S and provide a synchronous clock and start trigger
to my other analog DAQ devices in the PXI chassis.

It looks like I may need to optocouple the signals....

Edited by user Monday, April 2, 2012 12:12:12 PM(UTC)  | Reason: Not specified

sachsm attached the following image(s):
Setup.JPG (141kb) downloaded 34 time(s).

You cannot view/download attachments. Try to login or register.
Rss Feed  Atom Feed
Users browsing this topic
GuestUser (2)
Forum Jump  
You cannot post new topics in this forum.
You cannot reply to topics in this forum.
You cannot delete your posts in this forum.
You cannot edit your posts in this forum.
You cannot create polls in this forum.
You cannot vote in polls in this forum.