Rank: Member
Groups: Member
Joined: 6/24/2008(UTC)
Posts: 3
Location: Poland
|
Hi , just finished my B IIISE + IVY . it sounds amazingly good , thank you !
1 question : to use external MCLK (via u.fl socket - from FIFO and XO board from iancanada ) to try it in sync mode
i must : - remove VDD_XO (?)
- anything else ?
- it is not necessary to remove XO , i hope...
it is not described in "buffalo integration guide" ...
|
|
|
|
|
|
Rank: Administration
Groups: Administration, Customer
Joined: 10/24/2006(UTC)
Posts: 3,979
Location: Nashville, TN
Thanks: 25 times
Was thanked: 89 time(s) in 83 post(s)
|
You need do nothing but remove VDD_XO :)
|
|
|
|
|
|
Rank: Member
Groups: Member
Joined: 6/1/2010(UTC)
Posts: 36
|
I wanted to take this recommendation in Jan FIFO Project .
But I received a comment on diyaudio and want to know your opinion, Russ:
leaving it unpowered disables it, But That is not what we Need, We need it to be actively in shutdown afaik, Otherwise Will Be STI output stage in parallel with the new clock input. it works, but its not ideal and Will effect the clock wave shape. UNLESS TP have done Something I'm not aware of.
Thank you!
|
|
|
|
|
|
Rank: Administration
Groups: Administration, Customer
Joined: 10/24/2006(UTC)
Posts: 2,868
Location: Massachusetts, USA
Thanks: 2 times
Was thanked: 141 time(s) in 134 post(s)
|
|
|
|
|
|
|
Rank: Member
Groups: Member
Joined: 6/1/2010(UTC)
Posts: 36
|
Thank you! Will listen to your advice ,Brian:) Edited by user Thursday, June 13, 2013 5:31:21 PM(UTC)
| Reason: Not specified
|
|
|
|
|
|
Rank: Administration
Groups: Administration, Customer
Joined: 10/24/2006(UTC)
Posts: 3,979
Location: Nashville, TN
Thanks: 25 times
Was thanked: 89 time(s) in 83 post(s)
|
The clock output is designed to be a high impedance when not powered. I would not have designed the DAC as such if it were not the case. All you need do is leave the supply off. The part is designed to work like this. :) The comments on DIY I am sure are well meaning - but ignorant.
|
|
|
|
|
|
Rank: Member
Groups: Member
Joined: 7/8/2013(UTC) Posts: 43  Location: Bad Ischl
|
Hello!
I also finished Buffalo IIISE DAC, with Legato Stage, great sound indeed, thank you! I also use Ian's FIFO + Clock board as external Masterclock, to be more precise I can switch between the two clocks. Unfortunately I have problems from time to time with external master clock:
Sometimes (with 44,1kHz 16bit files) the level of the output is like 6dB lower, very strange. When I unpower the DAC and power up again, most times this strange behaviour is gone.
Unfortunately with 192kHz 24bit files there is a problem all the time: The level isnt lower, but there is quite a great amount of noise together with the music.
With internal clock of Buffalo DAC everything is fine! - Do you have any thoughts, what the problem could be?
Thank you for your help,
Florian
|
|
|
|
|
|
Rank: Administration
Groups: Administration, Customer
Joined: 10/24/2006(UTC)
Posts: 3,979
Location: Nashville, TN
Thanks: 25 times
Was thanked: 89 time(s) in 83 post(s)
|
This sounds like a clock sequencing issue. Your master clock must be up when (or before) the B3SE is powered on for the firmware to load correctly.
|
|
|
|
|
|
Rank: Member
Groups: Member
Joined: 7/8/2013(UTC) Posts: 43 Location: Bad Ischl
|
Ah yeah, thank you, that might be possible, will see what I can do against that. Will let you know soon!
Florian
|
|
|
|
|
|
Rank: Member
Groups: Member
Joined: 7/8/2013(UTC) Posts: 43 Location: Bad Ischl
|
Hi Russ,
unfortunately this does not seem to be the problem. I switched on the DAC, let the 192kHz file play, the clock (fs) LED switched accordingly on the FIFO/ XO board. Then I let everything the same and just unpowered the Buffalo. Waited a couple of seconds and powered on again - the same noise with it again. I fear you dont have any more ideas?
Thank you,
Florian
|
|
|
|
|
|
Rank: Administration
Groups: Administration, Customer
Joined: 10/24/2006(UTC)
Posts: 3,979
Location: Nashville, TN
Thanks: 25 times
Was thanked: 89 time(s) in 83 post(s)
|
Maybe best to go back to what you know works. :) Honestly - I can't really debug a third party application.
|
|
|
|
|
|
Rank: Member
Groups: Member
Joined: 7/27/2010(UTC)
Posts: 48
Location: Malaysia
Was thanked: 1 time(s) in 1 post(s)
|
Just a thought. Have you tried disabling/enabling the oversampling/reclocking function on the BIII and/or trying different PLL bandwidth settings? Try these and see if there is any difference.
David
|
|
|
|
|
|
Rank: Member
Groups: Member
Joined: 7/8/2013(UTC) Posts: 43 Location: Bad Ischl
|
Thanks for the hints! I will try this next week! @ Russ: You have done a real great job for DIYers, I dont want to blame you for anything...) It's just simply really annoying, everything so perfect, but this...  My master clock is Crystek CCHD957, so pretty much the same as Buffalo, 10cm u.fl to to Buffalo extern clock connector. PSU is LiFePO4. So everything should be perfect, right?? Will see... Give it a try next weekend! Florian
|
|
|
|
|
|
Rank: Administration
Groups: Administration, Customer
Joined: 10/24/2006(UTC)
Posts: 3,979
Location: Nashville, TN
Thanks: 25 times
Was thanked: 89 time(s) in 83 post(s)
|
Didn't mean to sound critical, it's just there is only so much I can do from here. :)
Cheers!
Russ
|
|
|
|
|
|
Forum Jump
You cannot post new topics in this forum.
You cannot reply to topics in this forum.
You cannot delete your posts in this forum.
You cannot edit your posts in this forum.
You cannot create polls in this forum.
You cannot vote in polls in this forum.
